全新论坛MCU智学网上线,欢迎访问新论坛!稀缺资源、技术干货、参考设计、原厂资料尽在MCU智学网
更新自动建库工具PCB Footprint Expert 2023.13 Pro / Library Expert 破解版

NS系统测试接如系统解决方案

[复制链接]
1231 0

本文包含原理图、PCB、源代码、封装库、中英文PDF等资源

您需要 登录 才可以下载或查看,没有帐号?注册会员

x

Complex circuit board designs typically use multiple IEEE 1149.1 (JTAG) access points for FPGA configuration, Flash programming, emulation, and test. By incorporating Nationals JTAG mux products, multiple JTAG headers can be eliminated and isolation of components can be improved. The JTAG mux can further extend the utility of the JTAG bus by allowing a multi-drop JTAG configuration in a backplane environment. This capability provides access to advanced features across multiple cards at higher levels of system integration, such as high-speed interconnect test when using Nationals innovative LVDS with JTAG accessible at-speed BIST.
Component Highlights

*Multidrop JTAG Mux - Simplifies access to multiple JTAG chains, and enables multi-drop JTAG access.

*Embedded JTAG Master - Converts Parallel bus data to JTAG for embedded vector delivery.

*LVDS SerDes - JTAG accessible at-speed BIST verifies high-speed LVDS interconnect integrity.

1 LVDS SerDes With IEEE 1149.1
DS92LV1260TUJB
SCAN921023SLC
SCAN921023SLCX
2 Multidrop JTAG Multiplexer
SCANSTA101SM
SCANSTA101SMX
SCANSTA112SM
3 Embedded JTAG Master
SCANSTA101SM
SCANSTA101SMX
SCANSTA112SM

举报

回复
*滑块验证:
您需要登录后才可以回帖 登录 | 注册会员

本版积分规则

打开支付宝扫一扫,最高立得1212元红包
搜索

图文热点

更多

社区学堂

更多

客服中心

QQ:187196467 服务时间:周一至周日 8:30-20:30

关注我们

关于我们
关于我们
友情链接
联系我们
帮助中心
网友中心
购买须知
支付方式
服务支持
资源下载
售后服务
定制流程
关注我们
官方微博
官方空间
官方微信
快速回复 返回顶部 返回列表